hamburger-nav-icon
region-flag-icon
Search by Category
Audio
Cameras
Cases & Bags
Computers & Software
Conferencing
Content Management
Control
Displays
Furniture
Home Technology/Automation
Lighting & Studio
Mounts & Rigging
Networking & Cabling
Power
Presentation
Production
Security & Safety
Signal Management
Search by Category
Flag
EnglishFrenchGermanItalianPortugueseSpanish
 
Request Quote

DSP Microcomputer, Independent ALU

Model: ADSP-2188M

  • Single-cycle instruction execution
  • Single-cycle context switch
  • 3-bus architecture allows dual operand fetches in every instruction cycle
  • Multifunction instructions
  • Power-down mode featuring low CMOS standby power
Compare
Project List
Product Info
Tech Specs
Documents
The ADSP-2188M is a single-chip microcomputer optimized for digital signal processing (DSP) and other high-speed numeric processing applications.

The ADSP-2188M combines the ADSP-2100 family base architecture (three computational units, data address generators, and a program sequencer) with two serial ports, a 16-bit internal DMA port, a byte DMA port, a programmable timer, Flag I/O, extensive interrupt capabilities, and on-chip program and data memory.

The ADSP-2188M integrates 256K bytes of on-chip memory configured as 48K words (24-bit) of program RAM, and 56K words (16-bit) of data RAM. Power-down circuitry is also provided to meet the low power needs of battery-operated portable equipment. The ADSP-2188M is available in a 100-lead LQFP package and 144 Ball Mini-BGA.

In addition, the ADSP-2188M supports new instructions, which include bit manipulations—bit set, bit clear, bit toggle, bit test—new ALU constants, new multiplication instruction (× squared),biased rounding, result-free ALU operations, I/O memory transfers, and global interrupt masking, for increased flexibility.

Fabricated in a high-speed, low-power, CMOS process, the ADSP-2188M operates with a 13.3 ns instruction cycle time. Every instruction can execute in a single processor cycle.

  • Single-cycle instruction execution
  • Single-cycle context switch
  • 3-bus architecture allows dual operand fetches in every instruction cycle
  • Multifunction instructions
  • Power-down mode featuring low CMOS standby power
  • Dissipation with 200 CLKIN cycle recovery from
  • Power-down condition
  • Low power dissipation in idle mode
  • Two independent data address generators
  • Powerful program sequencer provides zero overhead looping conditional instruction execution
  • Programmable 16-bit interval timer with prescaler
  • 100-Lead LQFP and 144-Ball Mini-BGA
  • Six external interrupts
  • 13 programmable flag pins provide flexible system signalling
  • UART emulation through software SPORT reconfiguration
  • ICE-Port™ emulator interface supports debugging in final systems
 
Request Quote
 

Suggested Products