hamburger-nav-icon
region-flag-icon
Search by Category
Audio
Cameras
Cases & Bags
Computers & Software
Conferencing
Content Management
Control
Displays
Furniture
Home Technology/Automation
Lighting & Studio
Mounts & Rigging
Networking & Cabling
Power
Presentation
Production
Security & Safety
Signal Management
Search by Category
EnglishFrenchGermanItalianPortugueseSpanish
 
Request Quote

533MHz Blackfin Processors for Industrial and Peripheral Intensive Applications

Model: ADSP-BF538

  • Powerful and flexible cache architecture suitable for soft real-time control tasks and industry-standard operating systems, plus hard real-time signal processing tasks
  • Applications-tuned peripherals provide glueless connectivity to general-purpose converters in data acquisition applications
  • Enhanced dynamic power management with on-chip voltage regulation
  • High performance 16-/32-bit embedded processor core
  • 10-stage RISC MCU/DSP pipeline with mixed 16-/32-bit ISA for optimal code density
Compare
Project List
Product Info
Tech Specs
Documents
The ADSP-BF538 is a functional extension of the popular blackfin processor and is ideally suited for applications with multiple device connections. The ADSP-BF538 offers equivalent embedded memory and is well suited for applications such as video security/surveillance and industrial-environment-based distributed control/factory automation applications. Ideally suited for a broad range of industrial, instrumentation and medical appliance applications—allowing for broad connection possibilities coupled with a mix of control and signal processing needs based on the end product.
  • Powerful and flexible cache architecture suitable for soft real-time control tasks and industry-standard operating systems, plus hard real-time signal processing tasks
  • Applications-tuned peripherals provide glueless connectivity to general-purpose converters in data acquisition applications
  • Enhanced dynamic power management with on-chip voltage regulation
  • High performance 16-/32-bit embedded processor core
  • 10-stage RISC MCU/DSP pipeline with mixed 16-/32-bit ISA for optimal code density
  • Full SIMD architecture, including instructions for accelerated video and image processing
  • Memory management unit (MMU) supporting full memory protection for an isolated and secure environment
 
Request Quote
 

Suggested Products